



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/644,223	08/19/2003	Peter Bain	015114-065200US	6465

26059 7590 03/14/2006

TOWNSEND AND TOWNSEND AND CREW LLP/ 015114
TWO EMBARCADERO CENTER
8TH FLOOR
SAN FRANCISCO, CA 94111-3834

EXAMINER

BAKER, STEPHEN M

ART UNIT

PAPER NUMBER

2133

DATE MAILED: 03/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/644,223

Applicant(s)

BAIN, PETER

Examiner

Stephen M. Baker

Art Unit

2133

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 5 and 13-20 is/are allowed.
- 6) ☒ Claim(s) 1-3, 6-10 and 12 is/are rejected.
- 7) ☒ Claim(s) 4 and 11 is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on ____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. ____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____. |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date ____. | 6) <input type="checkbox"/> Other: ____. |

DETAILED ACTION

Claim Objections

1. Claims 7, 8 and 13 are objected to because of the following informalities:

In claim 7, line 6, "output ... are coupled" apparently should be "output ... is coupled" and in line 10, "one ... couple to" apparently should be "one ... couples to."

In claim 8, "first" apparently should be deleted.

In claim 13, lines 6 and 8, "receive an input from" apparently should be "receive an output from" for consistency with "receive an output from" in line 5.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claim 6 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 6 apparently should depend from claim 5.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 7-10 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 5,140,596 to Weldon, Jr. (hereafter "Weldon").

Weldon shows (Fig. 2) an encoder for generating a Reed-Solomon error-correcting code with redundancy symbols shifted to the middle of the codeword. As Weldon's Reed-Solomon error-correcting code is a cyclic code that is based on a generator polynomial, Weldon's Reed-Solomon error-correcting code is a form of "cyclical redundancy check" (CRC). Each symbol of Weldon's code has 8 bits, providing a "word," and the connections shown by Weldon (Fig. 2) are 8 bits wide. A first set of $GF(2^8)$ multipliers (245a - 245d) provides a "feedforward circuit" and a second set of $GF(2^8)$ multipliers (240a - 240d) provides a "feedback circuit." The outputs of Weldon's first and second sets of multipliers are coupled to a corresponding plurality of 8-bit XOR gates (230a-230d) serving as a "logic circuit" that is a "summing circuit." The outputs of the plurality of 8-bit XOR gates (230a - 230d) are the codeword after all the data symbols of the "message" $R(x)$ have been input (col. 6, lines 63+), thus "an output of the logic circuit provides the cyclical redundancy check bits."

Weldon further shows (Fig. 4) implementing GF multipliers with look-up table ROM. The ROMs used by Weldon presumably each consist of an address decoder for receiving address input and coupled to an array for outputting the 8-bit word that is addressed. Each of Weldon's ROM address decoders is seen to provide a "first plurality of logic gates coupled to receive the message" and each of Weldon's ROM

Art Unit: 2133

arrays is seen to provide a "second plurality of logic gates." As eight logic gates are presumably required in the array to output eight bits for each address, it is apparent that eight gates of the array that correspond to a unique address couple to each output of the address decoder and, accordingly, "at least one of the first plurality of logic gates couple(s) to at least two of the second plurality of logic gates" in each of Weldon's ROMs.

Regarding claim 10, Weldon also shows (Fig. 4) encoder input data registers providing a "plurality of flip-flops coupled to provide outputs to the first plurality of logic gates."

6. Claims 1-3, 7-9 and 12 are rejected under 35 U.S.C. 102(b) as being anticipated by the published article "High-Speed CRC Computation Using State-Space Transformations" by Derby (hereafter "Derby").

Derby shows (Fig. 3) an M-bit-parallel encoder for generating a "cyclical redundancy check" (CRC). Each "word" input to Derby's decoder is M bits wide. A \mathbf{B}_{Mt} matrix multiplier provides a "feedforward circuit" and an \mathbf{A}_{Mt} matrix multiplier provides a "feedback circuit." A summing node (M-bit XOR) shown by Derby, in combination with a third matrix multiplier \mathbf{C}_{Mt} , provides a "logic circuit" that outputs the CRC and comprises a "summing circuit" that uses an "exclusive-or function."

Regarding claims 7-9, Derby's matrix multipliers \mathbf{B}_{Mt} and \mathbf{A}_{Mt} each consist of over four hundred XOR gates, assuming no grouping of logic terms is used (p. 170, col. 1, lines 9+). As understood by the examiner, grouping of logic terms produces intermediate logic terms to be used as input for plural further logic expressions and,

Art Unit: 2133

accordingly Derby's grouping of logic terms in the matrix multipliers, including the B_{Mt} "feedforward" multiplier corresponds to a combinational logic having "a first plurality of logic gates ... coupled to receive the message and provide outputs to a second plurality of logic gates" such that "at least one of the first plurality of logic gates couple(s) to at least two of the second plurality of logic gates."

Regarding claims 1 and 12, Derby indicates (p. 170, col. 1, lines 16+) a register, presumably comprising "a plurality of flip-flops," is needed for each bit of the multiplication result generated by each matrix multiplier. Such a multiplier, including the result registers and employing grouping of logic terms, accordingly functions by "logically combining a plurality of the plurality of message bits into a plurality of logic expressions, combining the plurality of logical expressions into a plurality of terms, and storing the plurality of terms."

Claim Rejections - 35 USC § 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 1-3 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Weldon.

Weldon does not specify whether or not the ROMs used in Weldon's encoder include an output register. Official Notice is given that providing an output register in a

Art Unit: 2133

ROM was conventional at the time the invention was made. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to implement Weldon's ROM tables using ROM including an output register. Such an implementation would have been obvious because providing an output register in a ROM was already conventional.

Allowable Subject Matter


9. Claims 5 and 13-20 are allowed.
10. Claims 4 and 11 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
11. Claim 6 would be allowable if rewritten to overcome the rejection under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action.

Conclusion

12. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stephen M. Baker whose telephone number is (571) 272-3814. The examiner can normally be reached on Monday-Friday (11:00 AM - 7:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Stephen M. Baker
Primary Examiner
Art Unit 2133

smb